POWER2 instruction cache unit

نویسندگان

  • Jama Barreh
  • Robert T. Golla
  • L. Baba Arimilli
  • Paul J. Jordan
چکیده

Introduction IBM introduced the POWER-based RISC System/6000@ (RS/6000) workstation in February of 1990. This system was well received in the industry and helped IBM capture a sizable share of the workstation market. The POWER2TM processor goals were to build on the strengths of the original POWER design and to overcome its shortcomings. The POWER and POWER2 systems partition instruction processing across three units: the instruction cache unit (ICU), the fixed-point unit (FXU), and the floating-point unit (FPU). This paper describes the overall organization of the POWER2 ICU, as well as the improvements over the previous design. Figure 1 is a block diagram of the POWER2 ICU. The primary functions of the ICU are the following:

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Increasing performance with multiply-add units and wide buses

A balanced increase of memory bandwidth and computational performance is one of the current trends towards high performance microprocessors. This improvement can be attained either by replicating resources such as buses and functional units or by making them more complex. For example, some microprocessors, as the IBM’s POWER2 double the width of the buses between the register file and the first...

متن کامل

IBM Crams Power2 onto Single Chip; 8/26/96

While putting most of its emphasis on PowerPC products from its partnership with Motorola, IBM continues to maintain its own line of POWER processors. A relatively small team, in less than a year, took the eight-chip Power2 design (see 071301.PDF) and collapsed it into a single die, delivering a powerful new product. The phenomenal integration provides manufacturing cost savings and, more impor...

متن کامل

Instruction Cache Compression for Embedded Systems

Code compression could lead to less overall system die area and therefore less cost. This is significant in the embedded system field where cost is very sensitive. In most of the recent approaches for code compression, only instruction ROM is compressed. Decompression is done between the cache and memory, and instruction cache is kept uncompressed. Additional saving could be achieved if the dec...

متن کامل

Power Savings in Embedded Processors through Decode Filter Cache

In embedded processors, instruction fetch and decode can consume more than 40% of processor power. An instruction filter cache can be placed between the CPU core and the instruction cache to service the instruction stream. Power savings in instruction fetch result from accesses to a small cache. In this paper, we introduce decode filter cache to provide decoded instruction stream. On a hit in t...

متن کامل

Instruction prefetching using branch prediction information

Instruction prefetching can effectively reduce instruction cache misses, thus improving the performance. In this paper, we propose a prefetching scheme, which employs a branch predictor to run ahead of the execution unit and to prefetch potentially useful instructions. Branch prediction based (BP-based) prefetching has a separate small fetching unit, allowing it to compute and predict targets a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 38  شماره 

صفحات  -

تاریخ انتشار 1994